@article{Gilman2021a, title = {Demystifying the {Placement} {Policies} of the {NVIDIA} {GPU} {Thread} {Block} {Scheduler} for {Concurrent} {Kernels}}, volume = {48}, issn = {0163-5999}, url = {https://doi.org/10.1145/3453953.3453972}, doi = {10.1145/3453953.3453972}, abstract = {In this work, we empirically derive the scheduler's behavior under concurrent workloads for NVIDIA's Pascal, Volta, and Turing microarchitectures. In contrast to past studies that suggest the scheduler uses a round-robin policy to assign thread blocks to streaming multiprocessors (SMs), we instead find that the scheduler chooses the next SM based on the SM's local resource availability. We show how this scheduling policy can lead to significant, and seemingly counter-intuitive, performance degradation; for example, a decrease of one thread per block resulted in a 3.58X increase in execution time for one kernel in our experiments. We hope that our work will be useful for improving the accuracy of GPU simulators and aid in the development of novel scheduling algorithms.}, number = {3}, urldate = {2021-09-22}, journal = {ACM SIGMETRICS Performance Evaluation Review}, author = {Gilman, Guin and Ogden, Samuel S. and Guo, Tian and Walls, Robert J.}, month = mar, year = {2021}, keywords = {concurrent kernels, gpgpus, scheduling algorithms}, pages = {81--88}, }